

WHAT IS CLAIMED IS:

1. A method of making a semiconductor device, comprising the steps of:

5 . fabricating a structure that has laterally spaced first and second sections with respective upwardly facing first and second surface portions thereon, and that has a third section projecting upwardly beyond each of said first and second surface portions from a location therebetween;

10 forming on said structure an insulating layer which has portions disposed over said first and second surface portions, said third section extending into said insulating layer;

15 effecting a patterned etching of an upper side of said insulating layer using an etch pattern, said etch pattern including an etch region which extends from a location disposed over said first surface portion to a location disposed over said second surface portion, wherein etching in said etch region creates first and second recess portions which respectively extend downwardly through said
20 insulating layer toward said first and second surface portions on opposite sides of said third section;

depositing a conductive material into said first and second recess portions; and

25 planarizing an upper side of said device at least to a level corresponding to an upper end portion of said third section.

30 2. A method according to Claim 1, wherein at the start of said step of effecting a patterned etch, an upper surface of said insulating layer is higher than an upper end of said third section.

3. A method according to Claim 1 including, prior to
said step of effecting a patterned etch, the step of
planarizing said insulating layer to a level corresponding
5 substantially to an upper end of said third section.

4. A method according to Claim 1, wherein said
depositing step includes the steps of depositing a first
layer of said conductive material, planarizing said first
10 layer by etching said first layer, and thereafter
depositing a second layer of said conductive material.

5. A method according to Claim 1, wherein said
planarizing step leaves respective portions of said
15 conductive material in each of said first and second recess
portions, said portions of said conductive material each
serving as a local interconnect through said insulating
layer with respect to a respective one of said first and
second sections.

20

6. A method according to Claim 1, wherein said fabricating step includes the step of forming spaced source and drain regions in a semiconductor substrate, said source and drain regions being said first and second sections, and
5 forming on said substrate between said source and drain regions a gate section which includes a gate dielectric layer, a gate electrode over said gate dielectric layer, an insulator layer over said gate electrode, and insulator sidewalls on opposite sides of said gate dielectric layer,
10 said gate electrode and said insulating layer, said gate section being said third section.

7. A method according to Claim 6, including after said step of forming said insulator layer, the step of
15 creating an opening through said insulator layer.

8. A method according to Claim 6, wherein said step of forming said insulator layer on said gate electrode is carried out by forming alternating layers of a nitride
20 material and an oxide material.

9. A method according to Claim 1, wherein said etch pattern has at least one etch-resistant island provided within said etch region and disposed above one of said
25 first and second surface portions.

11. A method according to Claim 10, wherein at the start of said step of effecting a patterned etch, an upper surface of said insulating layer is higher than upper ends of said fourth and fifth sections.

5

12. A method according to Claim 10 including, prior to said step of effecting a patterned etch, the step of planarizing said insulating layer to a level corresponding substantially to upper ends of said fourth and fifth sections.

10

13. A method according to Claim 10, wherein said depositing step includes the steps of depositing a first layer of said conductive material, planarizing said first layer by etching said first layer, and thereafter depositing a second layer of said conductive material.

15

14. A method according to Claim 10, wherein said planarizing step leaves respective portions of said conductive material in each of said first, second and third recess portions, said portions of said conductive material each serving as a local interconnect through said insulating layer with respect to a respective one of said first, second and third sections.

20

2025-04-04 10:00:00

15. A method according to Claim 10, wherein said fabricating step includes the steps of:

5 forming spaced source and drain regions in a semiconductor substrate, each of said first, second and third sections being a respective one of said source and drain regions;

10 forming said fourth section by forming on said substrate between said first and second regions a first gate dielectric layer, forming a first gate electrode over said first gate dielectric layer, forming a first insulator layer over said first gate electrode, and forming first insulator sidewalls on opposite sides of said first gate dielectric layer, said first gate electrode and said first
15 insulating layer; and

forming said fifth section by forming on said substrate between said second and third regions a second gate dielectric layer, forming a second gate electrode over said second gate dielectric layer, forming a second
20 insulator layer over said second gate electrode, and forming second insulator sidewalls on opposite sides of said second gate dielectric layer, said second gate electrode and said second insulating layer.

25 16. A method according to Claim 15, wherein said step of forming each of said first and second insulator layers is carried out by forming alternating layers of a nitride material and an oxide material.

30 17. A method according to Claim 11, wherein said etch pattern has at least one etch-resistant island provided within said etch region and disposed above one of said first, second and third surface portions.

18. An apparatus comprising a semiconductor device which includes:

laterally spaced first and second sections with respective upwardly facing first and second surface portions thereon;

a third section projecting upwardly beyond each of said first and second surface portions from a location therebetween, said third section having two side surfaces on opposite sides thereof;

an insulating layer which has portions disposed over said first and second surface portions, said third section extending into said insulating layer, and said insulating layer having first and second recess portions which respectively extend downwardly through said insulating layer toward said first and second surface portions on opposite sides of said third section, each said recess portion being immediately adjacent a respective said side surface of said third section;

a first portion of conductive material disposed in said first recess portion; and

a second portion of conductive material disposed in said second recess portion.

19. An apparatus according to Claim 18, including a semiconductor substrate having spaced source and drain regions which serve as said first and second sections, and including between said source and drain regions a gate section which includes a gate dielectric layer, a gate electrode over said gate dielectric layer, an insulator layer over said gate electrode, and insulator sidewalls on opposite sides of said gate dielectric layer, said gate electrode, and said insulator layer, wherein said gate section is said third section.

20. An apparatus according to Claim 19, wherein said first and second portions of conductive material have respective upwardly facing third and fourth surface portions thereon, said third and fourth surface portions being substantially coplanar with a top surface of said insulator layer.

21. An apparatus according to Claim 19, wherein said insulator layer includes alternating layers of a nitride and an oxide.

22. An apparatus according to Claim 18, wherein said side surfaces are spaced by a distance which corresponds to a minimum gate length in said semiconductor device.